

-3-

Wu et al.  
Appl. No. 10/017,793**RECEIVED**  
**CENTRAL FAX CENTER**  
**OCT 11 2006***Amendments to the Claims*

1. (previously presented) A data processing apparatus, comprising:
  - a first pipeline having a data cache and an instruction cache;
  - a second pipeline coupled to the data cache and the instruction cache;
  - a data value prediction module coupled to the second pipeline; and
  - a synchronization mechanism coupled to the second pipeline, wherein the synchronization mechanism includes a misprediction counter.
2. (original) The data processing apparatus of claim 1, further comprising:
  - a first instruction fetch module coupled to the first pipeline; and
  - a second instruction fetch module coupled to the second pipeline.
3. (original) The data processing apparatus of claim 2, further comprising:
  - a branch predictor coupled to the first and second instruction fetch modules.
4. (original) The data processing apparatus of claim 1, further comprising:
  - a first register file coupled to the first pipeline; and
  - a second register file coupled to the second pipeline.
5. (original) The data processing apparatus of claim 1, wherein the first pipeline is included in a first processor, and wherein the second pipeline is included in a second processor.
6. (original) The data processing apparatus of claim 1, wherein the first and second pipelines are included in a single processor.
7. (original) The data processing apparatus of claim 6, wherein the data cache, the instruction cache, and the data value prediction module are included in the single processor.
8. (original) The data processing apparatus of claim 1, further comprising:
  - a value prediction table coupled to the value prediction module.
9. (original) The data processing apparatus of claim 1, further comprising:
  - a main memory coupled to the data cache, wherein the first pipeline may operate to store a data value to the main memory, and wherein the second pipeline may not operate to store the data value to the main memory.
10. (original) The data processing apparatus of claim 1, further comprising:
  - a storage buffer coupled to the second pipeline.
11. (cancelled)
12. (cancelled)

-4-

Wu *et al.*  
Appl. No. 10/017,793

13. (cancelled)

14. (cancelled)

15. (cancelled)

16. (cancelled)

17. (cancelled)

18. (cancelled)

19. (cancelled)

20. (currently amended) An article comprising a tangible ~~machine-accessible~~ computer-readable medium with instructions stored thereon that when executed having associated data, wherein the medium causes a computer to perform the following:

executing a plurality of instructions including a LOAD instruction using a first pipeline sharing an instruction cache and a data cache with a second pipeline;

calculating a predicted load value for execution of the LOAD instruction if a cache miss in the data cache results when the second pipeline executes the LOAD instruction before the first pipeline;

continuing execution of the plurality of instructions using the second pipeline;

counting a number of mispredictions occurring when the predicted load value is incorrect; and

restarting execution of the plurality of instructions by the second pipeline at a program counter value maintained by the first pipeline if the number of mispredictions is greater than or equal to a preselected threshold value.

21. (cancelled)

22. (cancelled)

23. (currently amended) The article of claim 20, wherein the tangible ~~machine-accessible~~ computer-readable medium further causes the computer to perform the following:

beginning execution of the plurality of instructions by the first and second pipelines at a same program counter value.

24. (previously presented) A method of processing data, comprising:

executing a plurality of instructions including a LOAD instruction using a first pipeline sharing an instruction cache and a data cache with a second pipeline;

calculating a predicted load value for execution of the LOAD instructions if a cache miss in the data cache results when the second pipeline executes the LOAD instruction before the first pipeline;

continuing execution of the plurality of instructions using the second pipeline;

-5-

Wu *et al.*  
Appl. No. 10/017,793

counting a number of mispredictions occurring when the predicted load value is incorrect; and

restarting execution of the plurality of instructions by the second pipeline at a program counter value maintained by the first pipeline if the number of mispredictions is greater than or equal to a preselected threshold value.

25. (cancelled)

26. (cancelled)

27. (original) The method of claim 24, further comprising:

beginning execution of the plurality of instructions by the first and second pipelines at a same program counter value.

28. (previously presented) A method of processing data, comprising:

executing a plurality of instructions including a LOAD instruction using a first pipeline sharing an instruction cache and a data cache with a second pipeline;

calculating a predicted load value for execution of the LOAD instructions if a cache miss in the data cache results when the second pipeline executes the LOAD instruction before the first pipeline;

counting a number of instructions included in the plurality of instructions which the second pipeline has executed ahead of the first pipeline; and

restarting execution of the plurality of instructions by the second pipeline at a program counter value maintained by the first pipeline if the number of instructions is greater than or equal to a preselected threshold value.

29. (previously presented) The method of claim 28, further comprising:

beginning execution of the plurality of instructions by the first and second pipelines at a same program counter value.

30. (currently amended) An article comprising a tangible ~~machine-accessible~~ computer readable medium with instructions stored thereon that when executed ~~having associated data, wherein the medium~~ causes a computer to perform the following:

executing a plurality of instructions including a LOAD instruction using a first pipeline sharing an instruction cache and a data cache with a second pipeline;

calculating a predicted load value for execution of the LOAD instruction if a cache miss in the data cache results when the second pipeline executes the LOAD instruction before the first pipeline;

counting a number of instructions included in the plurality of instructions which the second pipeline has executed ahead of the first pipeline; and

restarting execution of the plurality of instructions by the second pipeline at a program counter value maintained by the first pipeline if the number of instructions is greater than or equal to a preselected threshold value.

-6-

Wu *et al.*  
Appl. No. 10/017,793

31. (currently amended) The article of claim 30, wherein the tangible ~~machine-accessible~~ computer-readable medium further causes the computer to perform the following:

beginning execution of the plurality of instructions by the first and second pipelines at a same program counter value.